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The communication bottleneck between memories and logic
modules is one of the most serious problems in recent deep-sub-
micron VLSI systems-on-a-chip. Logic-in-memory structures,
where storage functions are distributed over a logic-circuit
plane, provide a key architecture for ensuring highly effective
use of internal memory bandwidth. However, usual logic-in-
memory VLSI generally becomes complicated, because of the
hardware overhead involved in distributing storage elements [1].
It is also known that ferroelectric devices provide one of the key
components for non-volatile memories with a high-speed
read/write access capability [2]. As a possible approach to the
implementation of a compact logic-in-memory circuit, a ferro-
electric-based (FE-based) functional logic gate has been present-
ed where both logic and storage functions are merged compactly
at the device level [1]. However, the use of the stored data
become “destructive” whenever logic operations are performed in
FE-based functional logic gates. 
In this paper, a new FE-based functional logic gate, called a
“Complementary-Ferroelectric-Capacitor (CFC)” logic gate, is
proposed for a wide range of applications in logic-in-memory
VLSI. Figure 9.2.1 shows the general structure of a logic-in-
memory circuit using CFC logic gates. In the logic-in-memory
circuit, a stored input vector Y is distributed into CFC logic gates
as non-volatile storage elements. By using a precharge-evaluate
logic style, any complicated logic circuits are designed compactly
by series and parallel connections of CFC logic gates.
The CFC logic gate consists of four conventional NMOS transis-
tors and two ferroelectric capacitors as shown in Fig. 9.2.2. The
transistors, MR1, MR2, and MW, control the voltages at two termi-
nals of ferroelectric capacitors CS and CS’. The transistor MP is a
pass-switch used to discharge the match line ML when the gate
voltage of MP is higher than its threshold voltage Vth. The alter-
native switching operations in the CFC logic gate are X·Y
—
or X+Y
—
which is programmed by the control signal CT.
Figure 9.2.3 shows a basic behavior of the CFC logic gate. In the
write mode, a pair of complementary voltages (Vy,Vy’) which cor-
responds to a pair of complementary codes (y,y
_
), are supplied
through the bit lines BL1, BL2 and BLw simultaneously to two
ferroelectric capacitors (CS,CS’), respectively. If a stored data Y is
1, its complementary codes (y,y
_
) is represented as (1,0), and
(Vy,Vy’) is set to (VDD, 0V), where (BL1,BL2,Blw)=(1,1,0). If that
Y=0, (y,y
_
)=(0,1) and (Vy,Vy’)=(0V, VDD).
The execute mode consists of three schemes; INITIALIZE, OPER-
ATE and RESTORE. In the INITIALIZE scheme, the intermedi-
ate voltage VA between CS and CS’ is initialized to 0V or VDD, which
is determined by the switching operation to be done in the OPER-
ATE scheme. If VCT=0V (for CT=0), VA becomes 0V. Otherwise (for
CT=1), VA becomes VDD. If the initial state of VA is set to 0V, the
switching operation X·Y
—
is performed by the CFC logic gate in the
OPERATE scheme. Otherwise (VA=VDD at the initial state), X+Y
—
is performed.
In the OPERATE scheme, one of the alternative switching oper-
ations, X·Y
—
and X+Y
—
, is performed by the CFC logic gate. When
RL is set to low, VX and VCT corresponding to an external input X
and a control signal CT are appeared at BL1 and BL2, respec-
tively. The behavior of the switching operation X·Y
—
where
VCT=0V (for CT=0) is now explained. When Vx=VDD (for X=1),
intermediate voltage VA is determined by the ratio of CS and CS’.
If X=1 and Y=1, the voltage VS’ across CS’ is low, because CS is
smaller than CS’ as shown in Fig. 9.2.3. Since VS’ goes lower than
Vth of MP, MP remains off. If X=1 and Y=0, VS’ goes larger than Vth
of MP, so that MP turns on. Otherwise (X=0 and Y=1, X=0 and
Y=0), VS’ remains an initial state 0V, so that MP remains off.
Correspondingly, MP turns on only if (X,Y)=(1,0), that is, the
switching operation X·Y
—
is performed by using the series con-
nection of two ferroelectric capacitors. In addition, the output
voltage swing ∆VS=VS’(Y=0)-VS’(Y=1) is large enough by using comple-
mentary stored data, which results in a high-speed switching.
Similarly, if VCT=VDD (for CT=1), the switching operation X+Y
—
is
alternatively performed. In this way, the switching operations
are performed with maintaining “non-destructive” storage,
because the voltage across the ferroelectric capacitor never
exceeds its coercive voltage VC.
In the RESTORE scheme, BL1 is driven to VCT, and the disturbed
polarization charges caused by excursion along a minor hystere-
sis loop in CS and CS’ are switched back by a reverse voltage VCT.
During the standby state, all signals connected to the CFC logic
gate fall to 0V. 
Figure 9.2.4 is a photomicrograph of the fabricated test chip
using a 0.6µm ferroelectric/CMOS. The ferroelectric capacitors,
CS and CS’, are fabricated by using Pb(Z r,Ti)O3 with 20µC/cm2
remnant polarization with a CS/CS’ ratio of 1. Figure 9.2.5 shows
waveforms measured on the test chip. As determined by the syn-
chronization of the precharge control PRE, three successive exe-
cute phases are demonstrated for one write phase. In these
waveforms, the output Z becomes 1 when (CT,X,Y)=(0,1,0). This
means that the switching operation X·Y
—
is performed in case of
CT=0. Similarly, the output Z becomes 0 when (CT,X,Y)=(1,0,1).
This means that X+Y
—
is done in case of CT=1. 
As a demonstration of the efficient application of the CFC logic
circuit, a fully parallel content-addressable memory (CAM) for a
32b input word X and a stored word Bi is designed. The overall
structure of the CAM using the CFC logic gates is displayed in
Fig. 9.2.6. Since a magnitude comparison between the j-th input
bit X j and the stored bit Bij in CAM cells are realized by series
and parallel connection of two separate CFC logic gates, a CAM
word circuit with m-bit word length is designed using 2m-1 CFC
logic gates. Figure 9.2.7 summarizes a comparison of 32b magni-
tude comparators in CAMs. As a result, the chip area, the
dynamic power dissipation and the static power dissipation of
the proposed CAM are reduced to 1/3, 2/3 and 1/9000, respec-
tively, in comparison with those of a corresponding CMOS imple-
mentation using a 0.6µm ferroelectric/CMOS.
It is expected new logic-in-memory VLSI using the CFC logic
gate would offer attractive features as an emerging technology.
While it has been shown to be effective in realizing high-perfor-
mance CAM, it is likely to be of importance also for ultra-low-
power VLSIs for fine-grain computation such as are needed in
intelligent vision VLSI processors.
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Figure 9.2.1: General structure of a CFC logic circuit.
Figure 9.2.3: Basic behavior at VDD=5.0V. Figure 9.2.4: Die photomicrograph of a CFC logic gate.
Figure 9.2.2: Basic components of a CFC logic gate.
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Figure 9.2.6: Overall structure of a fully parallel CAM.
Figure 9.2.5: Measured waveforms of a CFC logic gate. Figure 9.2.7: Comparison of 32-bit magnitude comparators in CAMs.
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Figure 9.2.1: General structure of a CFC logic circuit.
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Figure 9.2.2: Basic components of a CFC logic gate.
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Figure 9.2.3: Basic behavior at VDD=5.0V.
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Figure 9.2.4: Die photomicrograph of a CFC logic gate.
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Figure 9.2.5: Measured waveforms of a CFC logic gate.
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Figure 9.2.6: Overall structure of a fully parallel CAM.
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Figure 9.2.7: Comparison of 32-bit magnitude comparators in CAMs.
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